

430 Rec'd PCT/PTO 13 SEP 1999

FORM PTO-1390 (Modified)
(REV 10-95)

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

ATTORNEY'S DOCKET NUMBER

**TRANSMITTAL LETTER TO THE UNITED STATES
DESIGNATED/ELECTED OFFICE (DO/EO/US)
CONCERNING A FILING UNDER 35 U.S.C. 371**

P23128 USA

U.S. APPLICATION NO. (IF KNOWN, SEE 37 CFR 1.5)

09/380994

INTERNATIONAL APPLICATION NO.
PCT/JP98/00960INTERNATIONAL FILING DATE
09 March 1998PRIORITY DATE CLAIMED
13 March 1997

TITLE OF INVENTION

PRINTED WIRING BOARD AND METHOD FOR MANUFACTURING THE SAME

APPLICANT(S) FOR DO/EO/US

Masaru Takada, Hisashi Minoura, Kiyotaka Tsukada, Hiroyuki Kobayashi and Mitsuhiro Kondo

Applicant herewith submits to the United States Designated/Elected Office (DO/EO/US) the following items and other information:

1. ☒ This is a **FIRST** submission of items concerning a filing under 35 U.S.C. 371.
2. ☐ This is a **SECOND** or **SUBSEQUENT** submission of items concerning a filing under 35 U.S.C. 371.
3. ☐ This is an express request to begin national examination procedures (35 U.S.C. 371(f)) at any time rather than delay examination until the expiration of the applicable time limit set in 35 U.S.C. 371(b) and PCT Articles 22 and 39(1).
4. ☒ A proper Demand for International Preliminary Examination was made by the 19th month from the earliest claimed priority date.
5. ☒ A copy of the International Application as filed (35 U.S.C. 371 (c) (2))
 - a. ☐ is transmitted herewith (required only if not transmitted by the International Bureau).
 - b. ☒ has been transmitted by the International Bureau.
 - c. ☐ is not required, as the application was filed in the United States Receiving Office (RO/US).
6. ☒ A translation of the International Application into English (35 U.S.C. 371(c)(2)).
7. ☒ A copy of the International Search Report (PCT/ISA/210).
8. ☐ Amendments to the claims of the International Application under PCT Article 19 (35 U.S.C. 371 (c)(3))
 - a. ☐ are transmitted herewith (required only if not transmitted by the International Bureau).
 - b. ☐ have been transmitted by the International Bureau.
 - c. ☐ have not been made; however, the time limit for making such amendments has NOT expired.
 - d. ☐ have not been made and will not be made.
9. ☐ A translation of the amendments to the claims under PCT Article 19 (35 U.S.C. 371(c)(3)).
10. ☒ An oath or declaration of the inventor(s) (35 U.S.C. 371 (c)(4)).
11. ☐ A copy of the International Preliminary Examination Report (PCT/IPEA/409).
12. ☐ A translation of the annexes to the International Preliminary Examination Report under PCT Article 36 (35 U.S.C. 371 (c)(5)).

Items 13 to 18 below concern document(s) or information included:

13. ☐ An Information Disclosure Statement under 37 CFR 1.97 and 1.98.
14. ☒ An assignment document for recording. A separate cover sheet in compliance with 37 CFR 3.28 and 3.31 is included.
15. ☒ A **FIRST** preliminary amendment.
A **SECOND** or **SUBSEQUENT** preliminary amendment.
16. ☐ A substitute specification.
17. ☐ A change of power of attorney and/or address letter.
18. ☒ Certificate of Mailing by Express Mail
19. ☐ Other items or information:

66767 450365

099/380994

PCT/JP98/00960

P23128 USA

420 Rec'd PCT/PTO

13 SEP 1999

20. The following fees are submitted:

BASIC NATIONAL FEE (37 CFR 1.492 (a) (1) - (5)) :

- ☒ Search Report has been prepared by the EPO or JPO \$840.00
- ☐ International preliminary examination fee paid to USPTO (37 CFR 1.482) \$670.00
- ☐ No international preliminary examination fee paid to USPTO (37 CFR 1.482) but international search fee paid to USPTO (37 CFR 1.445(a)(2)) \$760.00
- ☐ Neither international preliminary examination fee (37 CFR 1.482) nor international search fee (37 CFR 1.445(a)(2)) paid to USPTO \$970.00
- ☐ International preliminary examination fee paid to USPTO (37 CFR 1.482) and all claims satisfied provisions of PCT Article 33(2)-(4) \$96.00

ENTER APPROPRIATE BASIC FEE AMOUNT =

\$840.00

Surcharge of \$130.00 for furnishing the oath or declaration later than ☐ 20 ☐ 30 months from the earliest claimed priority date (37 CFR 1.492 (e)).

\$0.00

| CLAIMS | NUMBER FILED | NUMBER EXTRA | RATE |
|--------------------|--------------|--------------|-----------|
| Total claims | 10 - 20 = | 0 | x \$18.00 |
| Independent claims | 6 - 3 = | 3 | x \$78.00 |

\$0.00

\$234.00

Multiple Dependent Claims (check if applicable) ☐

\$0.00

TOTAL OF ABOVE CALCULATIONS =

\$1,074.00

Reduction of 1/2 for filing by small entity, if applicable. Verified Small Entity Statement must also be filed (Note 37 CFR 1.9, 1.27, 1.28) (check if applicable) ☐

\$0.00

SUBTOTAL =

\$1,074.00

Processing fee of \$130.00 for furnishing the English translation later than ☐ 20 ☐ 30 months from the earliest claimed priority date (37 CFR 1.492 (f)).

\$0.00

TOTAL NATIONAL FEE =

\$1,074.00

Fee for recording the enclosed assignment (37 CFR 1.21(h)). The assignment must be accompanied by an appropriate cover sheet (37 CFR 3.28, 3.31) (check if applicable) ☒

\$40.00

TOTAL FEES ENCLOSED =

\$1,114.00

| | |
|---------------|----|
| Amount to be: | \$ |
| refunded | |
| charged | \$ |

☒ A check in the amount of \$1,114.00 to cover the above fees is enclosed.☐ Please charge my Deposit Account No. _____ in the amount of _____ to cover the above fees.
A duplicate copy of this sheet is enclosed.☒ The Commissioner is hereby authorized to charge any fees which may be required, or credit any overpayment to Deposit Account No. 19-5425 A duplicate copy of this sheet is enclosed.**NOTE:** Where an appropriate time limit under 37 CFR 1.494 or 1.495 has not been met, a petition to revive (37 CFR 1.137(a) or (b)) must be filed and granted to restore the application to pending status.

SEND ALL CORRESPONDENCE TO:

Theodore Naccarella
Reg. No. 33,023
Synnestvedt & Lechner LLP
2600 Aramark Tower
1101 Market Street
Philadelphia, PA 19107-2950
(215) 923-4466

SIGNATURE

Mark D. Simpson

NAME

32,942

REGISTRATION NUMBER

9/13/99

DATE

Express Mail #EL26749669US

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE
UNITED STATES DESIGNATED/ELECTED OFFICE

Applicants:

Masaru Takada
Hisashi Minoura
Kiyotaka Tsukada
Hiroyuki Kobayashi
Mitsuhiro Kondo

International Application
PCT/JP98/00960

U.S. Filing Date: Herewith

Int'l Filing Date: March 9, 1998

For: Printed Wiring Board and
Method for Manufacturing
the Same

GAU:

Examiner:

Atty. Docket No. 23128 USA

The Assistant Commissioner
for Patents
Washington, DC 20231

FIRST PRELIMINARY AMENDMENT

Sir:

Prior to calculation of the filing fee and examination on the merits, please amend the above-identified patent application, without prejudice, as follows:

In the Drawings

Please amend the drawings as noted below:

In Figs. 15 and 20, please change element number "230" to --232--, as indicated in red on the attached copies of Figs. 15 and 20.

In Figs. 38 and 41, please change element number "313" to --413--, as indicated in red on the attached copies of Figs. 38 and 41.

In Figs. 42 to 51, please add the legend --Prior Art--, indicated in red on the attached copies of Figs. 42 to 51.

In the Specification

Page 1, line 1, delete "SPECIFICATION".

Page 1, line 3, delete "TECHNICAL FIELD" and insert therefor --Background of the Invention--; and

line 14, delete "BACKGROUND ART";

Page 4, line 2, delete "914" and insert therefor --941--.

Page 7, line 7, delete "DISCLOSURE OF THE INVENTION" and insert therefor --Summary of the Invention--.

Page 7, line 16, delete "," and insert therefor --. The --;

line 16, delete "the";

line 19, delete "," and insert therefor --.

The--; and

line 19, delete "the".

Page 9, line 25, delete "; the" and insert therefor --. The--.

Page 15, line 11, delete "; the method comprising" and insert therefor --. The method comprises--.

Page 28, delete line 18 to page 30, line 7, and insert therefor --Detailed Description of the Invention--.

Page 32, line 18, delete "1" and insert therefor --10--.

Intn'l Appln. No. PCT/JP98/00960

Page 33, line 3, after "mother board 8" insert --(Fig. 1)--.

Page 34, line 18, delete "fourth" and insert therefor --third--; and

line 18, delete "24" and insert therefor --23--.

Page 37, lines 23 and 24, delete "11" and insert therefor --115--.

Page 38, line 16, delete "1185" and insert therefor --118--.

Page 38, line 20, after "wiring board" insert --101--.

Page 39, line 6, delete "11" and insert therefor --115--;
and

line 27, delete "consisting of" and insert therefor --comprising--.

Page 40, line 18, delete "11" and insert therefor --118--.

Page 41, line 26, after "holes" insert --210, 220, 230--.

Page 42, line 19, after "board" insert --209--.

Page 43, line 3, delete "51" insert --12--.

Page 43, line 20, delete "230" and insert therefor --232--; and

line 28, after "substrate" insert --201--.

Page 44, lines 16 and 17, delete "230" and insert therefor --232--; and

line 24, after "substrate" insert --201--.

Page 46, line 2, delete "covered" insert --filled--;

line 14, delete ", so that" and insert therefor
--.--; and delete line 15;

line 25, delete "31" and insert therefor
--231--; and

line 26, delete "33" and insert therefor
--233--.

Page 47, line 5, delete "fourth" and insert therefor
--fifth--; and

line 27, delete "305" and insert therefor
--355--.

Page 48, line 10, after "wiring board" insert --305--.

Page 50, line 2, after "substrate" insert --307--; and
line 15, delete "305" and insert therefor
--355--.

Page 51, line 4, delete "305" and insert therefor
--355--;

line 5, after "resist" insert --306--; and
line 13, delete "305" and insert therefor
--355--.

Page 53, line 4, before "the opening", insert --at least
a portion of--.

Page 57, line 9, delete "313" and insert therefor
--413--.

Page 58, lines 6 and 9, delete "313" and insert therefor
--413--.

Page 60, lines 18 and 24, delete "313" and insert
therefor --413--; and

line 26, delete "325" and insert therefor

--302--.

Page 61, lines 3 and 5, delete "313" and insert therefor

--413--.

In the Claims

Please amend claims 3, 11, 15 and 18, as follows:

3. (Amended) A method of manufacturing a printed wiring board having an odd number n of conductive layers which are built up via insulating layers respectively and are electrically connected to one another via interconnecting through holes, the method comprising the steps of:

interposing insulating layers between the second to n-th conductive layers respectively and also forming first interconnecting through holes for electrically connecting the conductive layers to one another;

laminating a first prepreg and a copper foil on a surface of the second conductive layer, [while laminating] and press-bonding a second prepreg on a surface of the n-th conductive layer to form a multilayer substrate having an odd number n of insulating layers, wherein [and also locating] the second n-th conductive layers [as] are internal layers of the multilayer substrate;

etching the copper foil to form a first conductive layer;

forming a second interconnecting through holes in the first insulating layer and forming connecting holes in the n-th insulating layer respectively;

forming a metal plating film for electrically connecting the first conductive layer with the second conductive layer on the walls of the second interconnecting through holes of the first insulating layer; and

connecting external connecting terminals to the surface of the n-th conductive layer exposed through the [interconnecting through] connecting holes of the n-th insulating layer.

11. (Amended) A printed wiring board comprising:
an insulating substrate having at lease one interconnecting through hole penetrating [an] the insulating substrate [,] ;

a covering pad covering [one] a first opening of the interconnecting through hole [, and];

a conductor circuit provided along a peripheral edge of [the other] a second opening, opposite the first opening, which remains open;

[wherein] a metal plating film electrically connecting the covering pad and the conductor circuit, the metal plating [are electrically connected to each other via a metal plating film] covering a wall of the interconnecting through hole; and

a solder ball for external connection [its bonded onto the] located on a surface of the covering pad at a position offset from the interconnecting through hole.

15. (Amended) A printed wiring board comprising:
an insulating substrate having at least one interconnecting through hole penetrating [an] the insulating substrate [,];

an annular pad disposed along a peripheral edge of [one] a first opening of the interconnecting through hole so as not to cover the first opening [,];

a covering pad covering [the other one] a second opening of the interconnecting through hole; [, and]

a conductor circuit connected to the covering pad;
[wherein] a metal plating film electrically connecting the annular pad and the covering pad, the metal plating film [are electrically connected to each other by a metal plating film] covering a wall of the interconnecting through hole; and

a solder ball for external connection [is] bonded [onto the] on a surface of the annular pad at a position offset from the interconnecting through hole.

REMARKS

After the foregoing amendment, claims 1-4, 7, 10-11, 14-15 and 18 are active in the present application.

The specification and claims have been amended to place them in better form for examination. No new matter has been

Intn'l Appln. No. PCT/JP98/00960

added by the amendment. Consideration and allowance of the application as amended, are respectfully requested.

Respectfully submitted,

A handwritten signature in black ink, appearing to read "Mark D. Simpson", written over a horizontal line.

Mark D. Simpson
Registration No. 32,942

Synnestvedt & Lechner LLP
2600 Aramark Tower
1101 Market Street
Philadelphia, PA 19107

Telephone: 215-923-4466
Facsimile: 215-923-2189

MDS/DMA/mv
Enclosures

Fig.14




Fig.15




Fig.16




Fig.19




Fig.20









Fig.21





21/29

Fig. 38**Fig. 39**



24/29

Fig. 42 Prior Art**Fig. 43** Prior Art



25/29

Fig. 44 Prior Art**Fig. 45** Prior Art

26/29

Fig. 46 Prior Art**Fig. 47** Prior Art

27/29

Fig. 48 Prior Art**Fig. 49** Prior Art

28/29



Fig. 50 Prior Art

Fig. 51 Prior Art








Fig. 48**Fig. 49**



Fig. 50

Fig. 51



29/PRTS

09/380994

420 Rec'd PCT/PTO 13 SEP 1999

SPECIFICATION

PRINTED WIRING BOARD AND METHOD FOR MANUFACTURING THE SAME

TECHNICAL FIELD

5 The present invention relates generally to a
multilayered printed wiring board capable of realizing high-
density packaging and a method for manufacturing the same,
and particularly to a printed wiring board having an odd
number of conductive layers, a printed wiring board having
build-up layers formed by using the additive method and the
like, a method of forming interconnecting through holes for
10 electrically connecting conductive layers and narrowing the
pitch between solder balls for external connection and the
interconnecting through holes.

BACKGROUND ART

15 Conventional printed wiring boards include those having
conductive layers 911 to 914 built up successively, as shown
in Figure 42. The conductive layers 911 to 914 are
electrically connected to one another via interconnecting
through holes 931 to 933. Insulating layers 921 to 923 are
20 interposed between the conductive layers 911 to 914,
respectively.

25 The conductive layer 911 is a component-connecting
layer on which an electronic component 961 is mounted and
conducts electric currents in and out of the electronic
component 961. The conductive layer 911 which is one of the
outermost layers and the electronic component 961 are

electrically connected to each other by bonding wires 962. The conductive layer 914 which is the other outermost layer serves as an external connecting layer for connecting external connecting terminals 97 and leading electric currents in and out of a printed wiring board 941. The internal conductive layers 912 and 913 are electric current transmitting layers for transmitting internal currents of the printed wiring board 941.

Next, the method of manufacturing the above printed wiring board will be described.

First, as shown in Figure 43, conductive layers 912 and 913 are formed on the upper side and lower side of an insulating layer 922 respectively. Further, interconnecting through holes 932 are formed through the insulating layer 922, and the wall of each interconnecting through hole 932 is covered with a metal plating film 95. A resin 92 is then packed in the interconnecting through holes 932.

Next, an insulating layer 921 and a copper foil are laminated on the upper side of the insulating layer 922, while an insulating layer 923 and a copper foil are laminated on the lower side, followed by etching of the copper foils to form conductive layers 911 and 914.

Subsequently, as shown in Figure 44, interconnecting through holes 931 and 933 are formed through the insulating layers 921 and 923 to expose the surfaces of the internal conductive layers 912 and 913, respectively.

Then, as shown in Figure 42, a metal plating film 95 is

formed on the walls of the interconnecting through holes 931 and 933, and external connecting terminals 97 are bonded onto the surface of the outermost conductive layer 914.

Thus, the printed wiring board 941 can be obtained.

5 By repeating the procedures shown in Figures 43 and 44, the number of conductive layers to be built up in the printed wiring board 941 can be increased. The thus obtained printed wiring board has insulating layers and conductive layers built up alternately both on the upper
10 side and on the lower side of the center insulating layer 922. Therefore, an even number of conductive layers are formed according to the above method.

However, the conventional method of manufacturing printed wiring boards as described above is not suitable for building up an odd number of conductive layers, although it
15 can build up an even number of conductive layers efficiently.

To describe, for example, a case where a printed wiring board having five conductive layers 910 to 914 built up, as
20 shown in Figure 45, is manufactured, the second to fifth conductive layers 911 to 914 are built up first, as shown in Figure 46, in the same manner as described above, except that the conductive layer 914 is an unpatterned copper foil.

Next, as shown in Figure 47, the conductive layer 914
25 is removed completely, and then interconnecting through holes 931 are formed, as shown in Figure 48, followed by formation of a metal plating film 95 on the wall of each through hole 931. Subsequently, as shown in Figure 49,

prepregs are laminated and press-bonded to form insulating layers 920 and 924. Conductive layers 910 and 914 are then formed on the surfaces of the insulating layers 920 and 924 respectively, followed by formation of interconnecting through holes 930 and 933 through the insulating layers 920 and 924 respectively, as shown in Figure 50. A metal plating film 95 is formed on the walls of the through holes 930 and 933, as shown in Figure 45.

As described above, when a printed wiring board having an odd number of conductive layers is manufactured, it is necessary, in order to prevent warping of the press-bonded printed wiring board from occurring, to carry out, after formation of the internal conductive layers 911 and 914, the procedure of removing the conductive layer 914. Thus, the conventional method requires wasteful a procedure and is an extremely inefficient manufacturing method. Further, the insulating layers formed are too thick to meet the purpose of achieving downsizing of printed wiring boards.

Under such circumstances, it can be considered to form an insulating layer 920 and a conductive layer 910 only on one side of the insulating layer 921. In this case, however, warping of the printed wiring board can occur in the step of press-bonding a prepreg for forming the insulating layer 920.

Meanwhile, in a multilayer build-up type printed wiring board, the internal insulating layers 921 and 923 to be embedded in it are resins, so that they have high coefficients of water absorption of 0.5 to 1.0 % and have high water contents. The water is vaporized naturally with

passage of time to assume the form of water vapor which collects mainly, for example, between the insulating layer 921 and the adjacent insulating layers 922 and 920 and between the insulating layer 923 and the adjacent insulating layers 922 and 924.

Accordingly, it is likely that the interlayer adhesion is lowered and that the layers undergo delamination. Particularly, the greater the number of layers laminated, the greater becomes the number of water-containing internal insulating layers, and the higher becomes the tendency of interlayer delamination.

Meanwhile, referring to manufacturing of printed wiring boards, there is a method invented by us previously and disclosed in Japanese Patent Application No. Hei 8-21975. That is, as shown in Figure 51, a conductive layer is formed on each insulating layer in step S91, and then interconnecting through hole-forming through holes are defined in each insulating layer in step S92. Steps S91 and S92 are repeated corresponding to the number n of insulating layers to be laminated. Next, in step S93, the number n of insulating layers are laminated via an adhesive material and positioned such that the through holes in the respective layers may communicate with one another to constitute interconnecting through holes. In step S94, the adhesive material is melted by heating and the like, and the layers are press-bonded together to form a multilayer substrate. In step S95, a conductive material, such as a solder and the like is packed into the interconnecting through holes to impart conductivity to them. Thus, a printed wiring board is obtained.

However, in the conventional method of manufacturing printed wiring boards described above, interconnecting through hole-forming through holes must be defined in each insulating layer independently. Accordingly, the method requires intricate procedures of defining through holes. Further, the through holes must be positioned. Particularly, with the reduction in the size of the interconnecting through holes, it is becoming difficult to carry out accurate registration of the through holes.

Meanwhile, in a multilayer printed wiring board, pads for connecting external terminals such as solder balls are provided on the outermost layer. In this case, the interconnecting through holes must be electrically connected with the pads by connecting circuits. However, the connecting circuits which occupy a large surface area are a hindrance in achieving high-density packaging on the substrate surface. Particularly, in a multilayer printed wiring board, it is necessary to form high-density wiring on the uppermost surface. Further, large amounts of electric currents must be fed in and out through the external connecting terminals.

The present invention is directed, in view of the problems inherent in the prior art described above, to provide a printed wiring board which can improve electrical properties of multilayered wiring boards and a method for manufacturing the same. Particularly, it is a first objective of the present invention to build up an odd number of conductive layers efficiently with no warping. A second objective of the present invention is to prevent delamination of layers. A third objective of the present

invention is to form interconnecting through holes at accurate positions. A fourth objective of the present invention is to carry out transference of a huge amount of electrical information through solder balls for external connection and also to achieve high densification of surface packaging.

DISCLOSURE OF THE INVENTION

A first aspect of the present invention is a printed wiring board having an odd number n of conductive layers which are built up via insulating layers respectively and which are electrically connected to one another by interconnecting through holes, characterized in that the first conductive layer is a component-connecting layer on which an electronic component is to be mounted and which leads electric currents in and out of the electronic component, the n -th conductive layer is an external connecting layer for connecting external connecting terminals for leading currents in and out of the printed wiring board, the second to $(n-1)$ -th conductive layers are current transmitting layers for transmitting internal currents of the printed wiring board, and the surface of the n -th conductive layer is covered with the n -th and outermost insulating layer which is the outermost layer with the external connecting terminals being exposed.

What is noticeable most in the first aspect of the invention is that the printed wiring board has an odd number n of conductive layers and the surface of the n -th conductive layer is covered with the n -th and outermost insulating layer with the external connecting terminals

being exposed.

In the first aspect of the invention, the odd number n means an integer excluding 1, which cannot be divided by 2 into a numeral with no decimal fraction, for example, 3, 5 and 7. The reason why 1 is excluded from the odd number n is that such a constitution having only one conductive layer cannot constitute a printed wiring board.

Actions and effects of the first aspect of the invention will be described.

The printed wiring board according to the first aspect of the invention has an odd number n of conductive layers formed between an odd number n of insulating layers respectively. The $(n + 1)/2$ -th insulating layer is a central insulating layer and has on the upper side and lower side the same number of insulating layers respectively. Accordingly, no warping occurs in the printed wiring board during press-bonding of prepregs for forming insulating layers.

Further, conductive layers can be built up on the upper side and lower side of the central insulating layer efficiently.

Therefore, the printed wiring board according to the first aspect of the invention is of the structure which facilitates building up of an odd number n of conductive layers.

Further, the n -th and last conductive layer is covered

with the n-th and outermost insulating layer serving as the outermost layer. Accordingly, the n-th conductive layer is embedded in the printed wiring board. However, the external connecting terminals connected to the n-th conductive layer are exposed through connecting holes of the n-th insulating layer, so that electric currents can be led in and out of the printed wiring board through the external connecting terminals.

The external connecting terminals are preferably solder balls. The solder balls can stably lead electric currents in and out through the n-th conductive layer.

It is also possible to connect external connecting terminals to the surface of the n-th conductive layer and to build up an (n + 1)-th conductive layer on the surface of the n-th insulating layer present on the n-th conductive layer. In this case, the resulting printed wiring board comes to have an even number of conductive layers. External connecting terminals can be connected to the surface of the (n + 1)-th conductive layer.

The method of manufacturing the above printed wiring board can be exemplified as follows: a method of manufacturing a printed wiring board having an odd number n of conductive layers which are built up via insulating layers respectively and are electrically connected to one another via interconnecting through holes; the method comprising the steps of: interposing insulating layers between second to n-th conductive layers respectively and also forming interconnecting through holes for electrically connecting the conductive layers to one another; laminating

a prepreg and a copper foil on the surface of the second
conductive layer, while laminating and press-bonding a
prepreg on the surface of the n-th conductive layer to form
a multilayer substrate having an odd number n of insulating
5 layers and also locating the second to n-th conductive
layers as internal layers of the multilayer substrate;
etching the copper foil to form a first conductive layer;
forming interconnecting through holes and connecting holes
in the first insulting layer and in the n-th insulating
10 layer respectively; forming a metal plating film for
electrically connecting the first conductive layer with the
second conductive layer on the walls of the interconnecting
through holes of the first insulating layer; and connecting
external connecting terminals to the surface of the n-th
15 conductive layer exposed through the interconnecting through
holes of the n-th insulating layer.

What is most noticeable in this method is that a
prepreg and a copper foil for forming the first conductive
layer are laminated on the surface of the second conductive
layer and that only a prepreg is laminated on the surface of
20 the n-th conductive layer. When the prepregs and the copper
foil are press-bonded, the first insulating layer and the n-
th insulating layer are formed simultaneously by this press-
bonding. Accordingly, the second to (n-1)-th insulating
25 layers already laminated into a single body receive, on the
upper sides and the lower sides, thermal stress evenly from
the prepregs during the press-bonding, so that no warping
occurs in the printed wiring board.

Further, the n-th and last conductive layer is covered
30 on the surface with an insulating layer formed by laminating

and press-bonding a prepreg. In this state, no electric current can be led in and out through the n-th conductive layer. However, connecting holes are defined in the outermost insulating layer to expose the external connecting terminals through these connecting holes, and thus electric currents can be led in and out through the n-th and last conductive layer.

In addition, the external connecting terminals are preferably solder balls. The solder balls can lead stably electric currents in and out through the n-th conductive layer.

The conductive layers referred to above mean all sorts of conductive patterns which can be formed on the surfaces of insulating substrates, for example, wiring circuits, pads, terminals and lands. Conductive patterns are formed, for example, by etching metal foils or by metal plating.

The insulating layers include synthetic resin single substances, prepregs, etc. The synthetic resins include, for example, epoxy resins, phenol resins, polyimide resins, polybutadiene resins and fluororesins.

Further, the printed wiring board according to the first aspect of the invention can be utilized, for example, as memory modules, multichip modules, mother boards, daughter boards and plastic packages.

Methods of defining interconnecting through holes and connecting holes include, for example, irradiation of laser beams onto the insulating layers at the positions where

holes are to be formed; chemical melting of the insulating layer at the positions where holes are to be formed; and machining using a drill.

5 A second aspect of the present invention is a printed wiring board comprising an internal insulating substrate having a conductor circuit formed on the surface, at least one internal insulating layer laminated on the surface of the internal insulating substrate, and an external insulating layer laminated on the surface of the internal
10 insulating layer, the internal insulating layer and the external insulating layer having an internal conductor circuit and an external conductor circuit respectively; wherein the internal insulating layer is of a glass cloth-reinforced prepreg; and the external insulating layer is of
15 a resin.

20 The glass cloth-reinforced prepreg referred to above means a material obtained by impregnating a glass cloth base material with a resin. However, in the second aspect of the invention, it is particularly preferred to use a prepreg containing 30 to 70 % by weight of glass cloth. Thus, the coefficient of water absorption can be lowered to prevent interlayer delamination from occurring. Meanwhile, those
25 prepreps which contain less than 30 % by weight of glass cloth come to have high coefficient of water absorption to be liable to undergo interlayer delamination, whereas those which contain more than 70 % by weight of glass cloth is likely to show low interlayer adhesion, since the absolute amount of resin is small.

Further, the outermost insulating layer may be formed

using the same prepreg as used for the internal insulating layers.

It should be noted that in the printed wiring board according to the second aspect of the invention, interconnecting through holes, blind via holes, via holes, etc. can be formed in the internal insulating substrate, internal insulating layer(s) and external insulating layer. Further, on the external insulating layer, lands for mounting solder balls, a solder resist for securing insulation between external conductor circuits, etc. can be formed. That is, the printed wiring board according to the second aspect of the invention may have various structures generally employed in printed wiring boards.

Actions of the second aspect of the present invention will be described below.

In the printed wiring board according to the second aspect of the invention, a glass cloth-reinforced prepreg constitutes the internal insulating layer, while a resin constitutes the external insulating layer. That is, since the internal insulating layer contains the glass cloth, coefficient of water absorption can be reduced in the layer. Accordingly, the coefficient of water absorption of the internal insulating layer as a whole can be reduced.

Therefore, the absolute amount of water to be contained in the internal insulating layer is reduced, in turn, the absolute amount of water vapor to be formed by vaporization of the water content is reduced. Thus, the amount of water vapor collecting between the layers is reduced, increasing

interlayer adhesion.

That is, the printed wiring board according to the second aspect of the invention has a highly reliable structure, since it hardly undergoes interlayer delamination.

Further, since the external insulating layer is of a resin, it facilitates formation of fine patterns. Therefore, the printed wiring board according to the second aspect of the invention facilitates formation of a high-density substrate.

As described above, according to the second aspect of the invention, printed wiring boards which hardly undergo interlayer delamination and can maintain high reliability even if the printed wiring board is allowed to have a higher multilayer structure, can be provided.

Further, the printed wiring board according to the second aspect of the invention can be utilized, for example, as memory modules, multichip modules, mother boards, daughter boards and plastic packages.

It is preferred to form two or more internal insulating layers. According to this structure, printed wiring boards having higher multilayer structures and high reliability can be obtained.

The coefficient of water absorption in the internal insulating layer is preferably 0.1 to 0.3 %. Thus, the effects to be brought about according to the second aspect

of the invention can be secured. It is difficult to form such prepregs as having coefficients of water absorption of less than 0.1 %; whereas prepregs having coefficients of water absorption of more than 0.3 % contain too much water to exhibit the effect to be brought about according to the second aspect of the invention.

A third aspect of the invention is a method of manufacturing a printed wiring board having a plurality of conductive layers which are built up via insulating layers respectively and are electrically connected to one another via interconnecting through holes; the method comprising the steps of forming conductive layers on a plurality of insulating layers respectively; laminating and press-bonding the resulting insulating layers to form a multilayer substrate; irradiating a laser beam upon the multilayer substrate at interconnecting through hole-forming portions to define interconnecting through holes such that the bottoms of these through holes reach the conductive layers; fusing solder balls against the interconnecting through holes and filling them with the solder.

Actions and effects of the third aspect of the invention will be described.

In the third aspect of the invention, after the insulating layers are laminated, a laser beam is irradiated to form interconnecting through holes. Accordingly, interconnecting through holes penetrating all of the insulating layers are formed by a single hole-defining procedure. Further, there is no need of forming interconnecting through hole-defining through holes in the

respective insulating layers independently, facilitating formation of interconnecting through holes.

Furthermore, according to the third aspect of the invention, interconnecting through holes having different depths can be formed by the single hole-defining procedure.

Unlike the prior art, insulating layers need not be positioned for securing continuity of the through holes. Further, even small interconnecting through holes can be formed accurately.

Further, the interconnecting through holes are filled with a solder, and solder balls are fused to the openings of the interconnecting through holes, so that electric currents flowing across the internal conductive layers can be taken out easily through the solder and solder balls.

The walls of the interconnecting through holes are preferably covered with metal plating films, and thus conductivity can be imparted to these through holes.

The conductive layers preferably have a thickness of 10 to 70 μm . If they have a thickness of less than 10 μm , holes are likely to be formed in the conductive layers by the laser beam irradiation; whereas if they have a thickness of more than 70 μm , patterning of the conductive layers is likely to be difficult.

The insulating layers are preferably flexible films made of a glass fiber-reinforced resin. Such insulating layers facilitate the hole-defining procedures using laser

beam, and besides thinning of printed wiring boards can be realized.

As the laser beam 341, for example, a CO₂ laser and an eximer laser can be used.

5 As the insulating layer, for example, synthetic resin single substances, resin base materials containing synthetic resins and inorganic fillers, cloth base materials containing synthetic resins and inorganic cloth, etc. can be used. The synthetic resins include, for example, epoxy resins, phenol resins, polyimide resins, polybutadiene resins and fluororesins. Insulating layers formed using such synthetic resins only are occasionally laminated as prepregs or solder resists between other insulating layers.

10
15 Further, the inorganic fillers to be added to the synthetic resins include, for example, glass short fibers, silica powders, mica powders, alumina and carbon. Base materials containing mixtures of synthetic resins and inorganic fillers show high strength compared with those made of synthetic resin single substances.

20 Meanwhile, the cloth base materials referred to above mean those substrates made of woven or knitted fabric cloth and synthetic resins such as glass-epoxy substrates and glass-polyimide substrates. Such cloth base materials include those obtained by impregnating the cloth with synthetic resins. Further, materials of the cloth include glass-fiber cloth, carbon cloth, aramid cloth, etc. As the synthetic resins those as described above are employed.

The conductive layers referred to above mean conductive patterns which are formed parallel to the surfaces of insulating layers, for example, wiring patterns, pads, lands and terminals. The conductive patterns are formed, for example, by etching metal foils or by metal plating.

The printed wiring board manufactured according to the third aspect of the invention can be utilized, for example, as memory modules, multichip modules, mother boards, daughter boards and plastic packages.

A fourth aspect of the invention is a printed wiring board comprising an interconnecting through hole penetrating an insulating substrate, a covering pad covering one opening of the interconnecting through hole, and a conductor circuit provided along the peripheral edge of the other opening which remains open; wherein the covering pad and the conductor circuit are electrically connected to each other via a metal plating film covering the wall of the interconnecting through hole; and a solder ball for external connection is bonded onto the surface of the covering pad.

Actions and effects of the fourth aspect of the invention will be described.

In the fourth aspect of the invention, one opening of each interconnecting through hole is covered with a covering pad on which a solder ball is bonded. Accordingly, the covering pad for bonding a solder ball can be located substantially in alignment with the interconnecting through hole.

Therefore, the area occupied by the interconnecting through hole coincides with the area occupied for bonding the solder ball, so that there is no need of securing the area for forming interconnecting through holes and the area for bonding solder balls separately, thus achieving high-density packaging of interconnecting through holes and solder balls.

Further, since the areas to be occupied by the interconnecting through holes and solder balls are narrowed to afford extra spaces on the surface of the insulating substrate, conductor circuits and the like can be formed on such extra spaces, enabling high densification of surface packaging on the insulating substrate. Besides, the fourth aspect of the invention fully satisfies the requirements particularly for multilayer build-up type printed wiring boards which require high-density surface packaging.

The solder balls are preferably located in alignment with the central axes of the interconnecting through holes respectively. Since the interconnecting through holes and the solder balls can be aligned respectively, the areas to be occupied by both of them can further be narrowed.

The solder balls may be located at positions offset from the interconnecting through holes respectively. In this case, larger areas are required for bonding solder balls and for forming the interconnecting through holes compared with the case where they are aligned. However, they can be located in small areas compared with the prior art where they are located completely separately.

It is preferred that the surface of the insulating substrate is covered with a solder resist, and also the interconnecting through holes are filled with the solder resist. Thus, the conductor circuit formed on the surface of the insulating substrate and the metal plating films formed on the walls of the interconnecting through holes can be protected from moisture and flawing. The solder ball-connecting portions are not covered with the solder resist but are exposed. In the case where terminal connecting portions for terminals other than solder balls are to be secured, such portions are not covered with the resist but are exposed. The interconnecting through holes may be filled with a filler of conductive materials such as a solder in place of the solder resist.

A fifth aspect of the invention is a printed wiring board comprising an interconnecting through hole penetrating an insulating substrate, an annular pad disposed along the peripheral edge of one opening of the interconnecting through hole so as not to cover the opening, a covering pad covering the other opening of the interconnecting through hole and a conductor circuit connected to the covering pad; wherein the annular pad and the covering pad are electrically connected to each other by a metal plating film covering the wall of the interconnecting through hole; and a solder ball for external connection is bonded onto the surface of the annular pad.

In the fifth embodiment of the invention, an annular pad is located along the peripheral edge of one opening of each interconnecting through hole, and a solder ball is bonded onto the surface of the pad. Accordingly, the solder

ball can be located substantially in alignment with the
interconnecting through hole. Therefore, the area to be
occupied by the interconnecting through hole coincides with
the area to be occupied for bonding the solder ball, so that
there is no need of securing the area for forming
interconnecting through holes and the area for bonding
solder balls separately, thus achieving high-density
packaging of interconnecting through holes and solder balls.

Further, since the areas to be occupied by the
interconnecting through holes and solder balls are narrowed
to afford extra spaces on the surface of the insulating
substrate, conductor circuits and the like can be formed on
such extra spaces, enabling high densification of surface
packaging on the insulating substrate.

It is preferred that the solder balls are located in
alignment with the central axes of the interconnecting
through holes respectively and that each interconnecting
through hole is filled with the solder as a lower part of
the solder ball. Since the interconnecting through holes
and the solder balls can be aligned respectively as
described above, the areas to be occupied by both of them
can further be narrowed.

The solder balls may be located at positions offset
from the interconnecting through holes respectively. In
this case, larger areas are required for bonding solder
balls and for forming the interconnecting through holes
compared with the case where they are aligned. However,
they can be located in small areas compared with the prior
art where they are located completely separately.

The surface of the insulating substrate is preferably covered with a solder resist. Thus, the conductor circuit formed on the surface of the insulating substrate can be protected from moisture, flawing, etc. The solder ball-
5 connecting portions on the covering pads are not covered with the solder resist but are exposed. In the case where terminal connecting portions for terminals other than solder balls are to be secured, such portions are not covered with the resist but are exposed.

10 BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a cross-sectional view of the printed wiring board according to a first embodiment of the invention;

Figure 2 is a cross-sectional view of an insulating layer in the method of manufacturing the printed wiring
15 board of the first embodiment;

Figure 3 is a cross-sectional view continuing from Figure 2 showing a second insulating layer containing interconnecting through holes;

20 Figure 4 is a cross-sectional view continuing from Figure 3 showing the second insulating layer in which a metal plating film is formed on the walls of the interconnecting through holes;

25 Figure 5 is a cross-sectional view continuing from Figure 4 showing the second insulating layer on which a black oxide film is formed;

Figure 6 is a cross-sectional view continuing from Figure 5 showing the second insulating layer on which a prepreg and a copper foil are laminated;

5 Figure 7 is a cross-sectional view continuing from Figure 6 showing first to third insulating layers;

Figure 8 is a cross-sectional view continuing from Figure 7 showing the first to third insulating layers having a first conductive layer formed on the first insulating layer;

10 Figure 9 is a cross-sectional view continuing from Figure 8 showing the first to third insulating layers in which interconnecting through holes and connecting holes are formed;

15 Figure 10 is a cross-sectional view of the printed wiring board according to a second embodiment of the invention;

Figure 11 is a cross-sectional explanatory drawing of the printed wiring board according to a third embodiment of the invention;

20 Figure 12 is an explanatory drawing showing the process of manufacturing the printed wiring board according to a fourth embodiment of the invention;

Figure 13 is a cross-sectional view of the printed wiring board of the fourth embodiment of the invention;

Figure 14 is a cross-sectional view of an insulating layer for illustrating the method of forming the first insulating layer of the fourth embodiment;

5 Figure 15 is a cross-sectional view continuing from Figure 14 showing the insulating layer on which a copper foil is bonded;

Figure 16 is a cross-sectional view continuing from Figure 15 showing the insulating layer on which a conductive layer is formed;

10 Figure 17 is a cross-sectional view of the insulating layer for illustrating the method of forming the second insulating layer of the fourth embodiment;

15 Figure 18 is a cross-sectional view continuing from Figure 17 showing the insulating layer in which a through hole for defining a mounting recess is formed;

Figure 19 is a cross-sectional view of the insulating layer for illustrating the method of forming the third insulating layer of the fourth embodiment;

20 Figure 20 is a cross-sectional view continuing from Figure 19 showing the insulating layer on which a copper foil is bonded;

Figure 21 is a cross-sectional view continuing from Figure 20 showing the insulating layer on which a conductive layer is formed;

Figure 22 is a cross-sectional view continuing from Figure 21 showing the insulating layer covered with a solder resist;

5 Figure 23 is a cross-sectional view of a multilayer substrate formed by laminating and press-bonding the first insulating layer, the second insulating layer, the third insulating layer and a heat-radiating metal plate;

10 Figure 24 is a cross-sectional view continuing from Figure 23 showing the multilayer substrate containing interconnecting through holes;

15 Figure 25 is a cross-sectional view showing the pertinent portion of the printed wiring board according to a fifth embodiment of the invention;

20 Figure 26 is a cross-sectional view of the printed wiring board of the fifth embodiment;

Figure 27 is a plan view of the printed wiring board of the fifth embodiment;

Figure 28 is a bottom view of the printed wiring board of the fifth embodiment;

25 Figure 29 is an explanatory drawing showing a method of forming interconnecting through holes in an insulating substrate in the fifth embodiment;

Figure 30 is an explanatory drawing showing a method of applying chemical copper plating treatment to the insulating

substrate in the fifth embodiment;

Figure 31 is an explanatory drawing showing a method of applying electrical copper plating treatment to the insulating substrate in the fifth embodiment;

5 Figure 32 is an explanatory drawing showing the state of the plating layer formed when a plating solution distributing pinhole is formed in the covering pad;

10 Figure 33 is a cross-sectional view showing the pertinent portion of the printed wiring board according to a sixth embodiment of the invention;

 Figure 34 is an explanatory drawing of the covering pad in the sixth embodiment;

15 Figure 35 is a cross-sectional view showing the pertinent portion of the printed wiring board according to a seventh embodiment of the invention;

 Figure 36 is an explanatory drawing of the covering pad in the seventh embodiment;

20 Figure 37 is a cross-sectional view of the multilayer printed wiring board according to an eighth embodiment of the invention;

 Figure 38 is a cross-sectional view showing the pertinent portion of the printed wiring board according to a ninth embodiment of the invention;

Figure 39 is a cross-sectional view showing the pertinent portion of the printed wiring board according to a tenth embodiment of the invention;

5 Figure 40 is an explanatory drawing showing an annular pad in the tenth embodiment;

Figure 41 is a cross-sectional view of the multilayer printed wiring board according to an eleventh embodiment of the invention;

10 Figure 42 is a cross-sectional view of the printed wiring board of the prior art having an even number of conductive layers;

15 Figure 43 is an explanatory drawing illustrating the process of manufacturing the printed wiring board of the prior art so as to show a method of forming a conductive layer as the outermost layer;

Figure 44 is an explanatory drawing continuing from Figure 43 illustrating a method of forming interconnecting through holes;

20 Figure 45 is a cross-sectional view of the printed wiring board of the prior art having an odd number of conductive layers;

25 Figure 46 is an explanatory drawing illustrating the method of manufacturing the printed wiring board of the prior art having an odd number of conductive layers, in which second to fifth conductive layers are formed;

Figure 47 is an explanatory drawing continuing from Figure 46 showing the insulating layer exposed by removing the fifth conductive layer;

Figure 48 is an explanatory drawing continuing from Figure 47 showing the insulating layer in which interconnecting through holes are defined in the second insulating layer;

Figure 49 is an explanatory drawing continuing from Figure 48 showing the insulating layers having first to fifth conductive layers respectively;

Figure 50 is an explanatory drawing continuing from Figure 49 showing the insulating layers having interconnecting through holes formed through the outermost insulating layer; and

Figure 51 is an explanatory drawing showing the process of manufacturing the printed wiring board according to another example of the prior art.

Description of numerals

11, 12, 13, 14, 15 ... conductive layer

2 ... resin

21, 22, 23, 24, 25 ... insulating layer

3 ... bonding hole

31, 32, 33, 34 ... interconnecting through hole

41, 42 ... printed wiring board

5 ... metal plating layer

61 ... electronic component

7 ... external connecting terminal
 8 ... mother board
 101 ... printed wiring board
 115 ... conductor circuit
 5 116 ... internal insulating substrate
 117 ... internal insulating layer
 118 ... external insulating layer
 125 ... internal conductor circuit
 135 ... external conductor circuit
 10 201 ... multilayer substrate
 202 ... heat-radiating metal plate
 208 ... laser beam
 209 ... printed wiring board
 211 ... first insulating layer
 15 212 ... second insulating layer
 213 ... third insulating layer
 214 ... mounting recess
 217, 218 ... interconnecting through hole
 210, 220, 230, 250 ... through hole
 20 231, 233 ... conductive layer
 251, 252 ... solder ball
 254 ... solder
 261-265 ... insulating bonding material
 266 ... solder resist
 25 295 ... mother board
 298 ... electronic component
 302 ... interconnecting through hole
 303 ... solder ball
 305 ... printed wiring board
 30 306 ... solder resist
 307 ... insulating substrate
 310, 313 ... annular pad

311, 314, 315 ... covering pad
312 ... land
316 ... conductor circuit
317 ... bonding pad
5 321 ... copper foil
322 ... metal plating film

BEST MODE FOR CARRYING OUT THE INVENTION

First embodiment

10 The printed wiring board of the embodiment according to the first aspect of the invention will be explained referring to Figures 1 to 9.

15 The printed wiring board 41 of the first embodiment has three conductive layers 11 to 13 which are built up via insulating layers 21 to 23 respectively, as shown in Figure 1. The conductive layers 11 to 13 are electrically connected to one another by interconnecting through holes 31 and 32.

20 The first conductive layer 11 is a component connecting layer on which an electronic component 61 is mounted and leads electric currents in and out of the component 61.

The second conductive layer 12 is an electric current transmitting layer for transmitting internal electric currents of the printed wiring board 41.

25 The third conductive layer 13 is an external connecting layer for connecting external connecting terminals 7 for

leading electric currents in and out of the printed wiring board 41. The surface of the third and outermost conductive layer 13 is covered with the third insulating layer 23 with the external connecting terminals 7 being exposed. The external connecting terminals 7 are solder balls.

Next, the method of manufacturing the above printed wiring board will be described.

First, as shown in Figure 2, copper foils 1 are bonded to the upper side and lower side of the second insulating layer 22, and then interconnecting through holes 32 are formed through the insulating layer 22 and the copper foils 1 by drilling, followed by etching of the copper foils 1 to form conductive layers 12 and 13, as shown in Figure 3.

Subsequently, as shown in Figure 4, the wall of each interconnecting through hole 32 is subjected to chemical copper plating and electric copper plating to form a metal plating film 5. In this step, the surfaces of the conductive layers 12 and 13 are covered with the metal plating films 5.

Next, as shown in Figure 5, a resin paste 2 is packed into the interconnecting through holes 32 by means of printing, and then black oxide films 10 are formed on the surfaces of the conductive layers 12 and 13. The black oxide films 10 are formed so as to enhance adhesion between the conductive layers and insulating layers to be laminated thereon respectively.

Then, as shown in Figure 6, a prepreg 20 and a copper

foil 1 are laminated on the surface of the conductive layer 12, while only a prepreg 20 is laminated on the surface of the conductive layer 13, followed by hot press-bonding of the resulting laminate. Thus, as shown in Figure 7, the second insulating layer 22 has insulating layers 21 and 23 formed on the upper side and lower side and a copper foil 1 is bonded onto the surface of the insulating layer 21. Subsequently, the copper foil 1 is etched to form a first conductive layer 11, as shown in Figure 8.

As shown in Figures 8 and 9, a laser beam 6 is irradiated upon the insulating layer 21 at the interconnecting through hole-forming portions 39 to form interconnecting through holes 31 reaching the internal conductive layer 12. The laser beam 6 is also irradiated upon the insulating layer 23 at the bonding hole-forming portions 30 to form bonding holes 3 reaching the internal conductive layer 13.

Subsequently, as shown in Figure 1, chemical copper plating treatment and electric copper plating treatment are carried out to form a metal plating film 5 on the wall of each interconnecting through hole 31. A solder ball is supplied into each bonding hole 3 to form an external connecting terminal 7 connected to the conductive layer 13.

Thus, the printed wiring board 41 can be obtained.

In the above printed wiring board 41, an electronic component 61 is bonded to the surface of the first insulating layer 21 using a bonding agent 611 such as a solder. The electronic component 61 is electrically

connected to the conductive layer 11 using bonding wires 62.

Further, the external connecting terminals 7 are connected to pads on the surface of a mother board 8.

Next, actions and effects of this embodiment will be described.

The printed wiring board 41 of this embodiment has three conductive layers 11 to 13 formed between three insulating layers 21 to 23, respectively, as shown in Figure 1. The second insulating layer 22 of these three insulating layers 21 to 23 is the central insulating layer having the same number of insulating layers on the upper side and the lower side. Accordingly, as shown in Figures 6 and 7, no warping occurs in the printed wiring board when prepregs 20 for forming insulating layers are press-bonded.

In addition, the conductive layers 11 and 14 can be built up efficiently on the upper and lower sides of the central insulating layer 22.

Therefore, the printed wiring board 41 of this embodiment has the structure which facilitates building of the three conductive layers 11 to 13.

Furthermore, the third and last conductive layer 13 is covered with the third and outermost insulating layer 23. Accordingly, the third conductive layer 13 is embedded in the printed wiring board 41. However the external connecting terminals 7 connected to the third conductive layer 13 are exposed through the bonding holes 3 of the

third and outermost insulating layer 23, so that leading of electric currents in and out of the printed wiring board 41 can be carried out through these external connecting terminals 7.

5 The external connecting terminals 7 are solder balls, so that they facilitate bonding with the internal conductive layer 13 and can connect the printed wiring board 41 stably to an external mother board 8.

10 Meanwhile, in the method of manufacturing the printed wiring board of this embodiment, a prepreg 20 and a copper foil 1 for forming the first conductive layer are laminated on the surface of the second conductive layer 12, while only a prepreg 20 is laminated onto the surface of the third conductive layer 13 with no copper foil, as shown in Figure 6.

15 When the prepreps 20 and the copper foil 1 are press-bonded respectively, the first insulating layer 21 and the fourth insulating layer 24 can be formed simultaneously by this press-bonding treatment. Accordingly, the second
20 insulating layer 22 already laminated into one body receives, on the upper side and lower side, thermal stress evenly from the surface prepreps 20 during the press-bonding, so that no warping occurs in the printed wiring board 41.

25 Further, the third and last conductive layer 13 is covered on the surface with the insulating layer 23. In this state, no electric current can be led in and out through the third conductive layer 13. However, bonding

holes 3 are defined in the outermost insulating layer 24,
and the external connecting terminals 7 are exposed through
the bonding holes 3. Thus, electric currents can be led in
and out through the third and final conductive layer 13
through these external connecting terminals 7.

Second embodiment

The printed wiring board of the second embodiment has
five conductive layers 11 to 15 which are built up as shown
in Figure 10.

The first conductive layer 11 is a component connecting
layer on which an electronic component 61 is mounted and
leads electric currents in and out of the component 61.

The second to fourth conductive layers 12 to 14 are
electric current transmitting layers for transmitting
internal electric currents of the printed wiring board 42.

The fifth conductive layer 15 is an external connecting
layer for connecting external connecting terminals 7 for
leading electric currents in and out of the printed wiring
board 42. The surface of the fifth conductive layer 15 is
covered with the fifth and outermost insulating layer 25
with the external connecting terminals 7 being exposed.

When a printed wiring board 42 of this embodiment is
manufactured, conductive layers 13 and 14 and
interconnecting through holes 33 are formed in the third and
central insulating layer 23 in the same manner as in the
first embodiment. Then, insulating layers 22 and 24 are

laminated on the surfaces of the conductive layers 13 and 14, and also conductive layers 12 and 15 are formed on the insulating layers 22 and 24, respectively. Subsequently, interconnecting through holes 32 and 34 are defined in the insulating layers 22 and 24, respectively, and a metal plating film 5 is formed on the walls of these through holes 32 and 34.

Next, a first insulating layer 21 and a conductive layer 11 are formed on the surface of the conductive layer 12, followed by formation of interconnecting through holes 31, whereas a fifth insulating layer 25 is formed on the surface of the conductor layer 15, followed by formation of bonding holes 3, in the same manner as in the first embodiment.

Thus, the printed wiring board 42 having five conductive layers 11 to 15 can be obtained.

The other constitutions are the same as those in the first embodiment.

In the second embodiment, effects similar to those in the first embodiment are obtained.

Third embodiment

The printed wiring board of the embodiment according to the second aspect of the invention will be explained referring to Figure 11.

As shown in Figure 11, the printed wiring board 101 of

the third embodiment has an internal insulating substrate 116 having on each side a conductor circuit 115, an internal insulating layer 117 laminated on the surface of the internal insulating substrate 116 and an external insulating layer 118 laminated on the internal insulating layer 117. Each internal insulating layer 117 has on the surface an internal conductor circuit 125, while each external insulating layer 118 has on the surface an external conductor circuit 135.

The internal insulating layer 117 is of a glass cloth-reinforced prepreg, whereas the external insulating layer 118 is of a resin.

The internal insulating layer 117 is a prepreg prepared by impregnating a glass cloth with an epoxy resin, and the external insulating layer 118 is an epoxy resin.

Next, the printed wiring board 101 of this embodiment will be described below specifically.

The internal insulating substrate 116 in the printed wiring board 101 has conductor circuits 115 on both sides. The internal insulating substrate 116 has interconnecting through holes 110 embedded with a solder 111, and these through holes 110 secure electrical continuity between the internal conductor circuits 11.

The internal conductor circuits 11 are each composed of a copper foil pattern 112 and a plating film 113 formed on the copper foil pattern 112.

The internal insulating substrate 116 has on each side an internal insulating layer 117. The internal insulating layer 117 contains blind via holes 120 each having a plating film 123 formed on the wall.

5 Further, an internal conductor circuit 125 is formed on the surface of each internal insulating layer 117. The internal conductor circuit 125 is composed of a copper foil pattern 122 and a plating film 123.

10 The external insulating layer 118 is formed on the surface of each internal insulating layer 117. The external insulating layer 118 contains via holes 130 having plating films 133 on the walls respectively. Further, the external insulating layer 118 has on the surface an external conductor circuit 135 composed of a copper foil pattern 132 and a plating film 133.

15 The surface of the external insulating layer 118 is covered partly with solder resist and has lands for mounting solder balls, which are not shown.

20 Next, a method of manufacturing the above printed wiring board will be described. According to this method, the internal insulating layers 117, external insulating layers 118, conductor circuits and interconnecting through holes are formed according to the build-up process and the additive process.

25 Specifically, a copper clad laminate having copper foils on the surfaces is prepared. Next, the copper foils are patterned by etching to form copper foil patterns 112,

followed by formation of interconnecting through holes 110 through the resulting copper-clad laminate.

Subsequently, a plating film 113 is formed by electroless copper plating on the walls of the interconnecting through holes 110 and on the copper foil patterns 112. Thus, conductor circuits 11 connected to the interconnecting through holes can be obtained. A solder 111 is then embedded in the interconnecting through holes 110.

Next, a prepreg and a copper foil are laminated and press-bonded on each side of the internal insulating substrate 116. Thus, the copper foils can be laminated on both sides of the internal insulating substrate 116 via internal insulating layers 17 respectively.

The copper foils are then subjected to patterning to form copper foil patterns 122, followed by laser beam irradiation upon the internal insulating layers 117 to form blind via holes 120. As the laser beam, an eximer laser having a wavelength of 248 nm and an output power of 50 W is used.

The walls of the blind via holes 120 and the copper foil patterns 122 are subjected to electroless plating for forming plating films 123 on them.

Next, in the same manner as in the case where the internal insulating layers 117 and the internal conductor circuits 125 are formed, an external insulating layer 118 containing via holes 130 and an external conductor circuit 135 consisting of a copper foil pattern 132 and a plating

film 133 are formed on the surface of each internal insulating layer 117.

As described above, the printed wiring board 101 is obtained.

5 Next, actions and effects of this embodiment will be described.

10 In the printed wiring board 101 of this embodiment, the internal insulating layers 117 are of glass cloth-reinforced prepregs, whereas the external insulating layers 118 are of a resin. Thus, the coefficient of water absorption in the internal insulating layers 17 can be lowered.

15 Since the absolute amount of water contained in the internal insulating layers 117 is reduced, the amount of water vapor collecting between the layers is reduced, enhancing adhesion between the internal insulating layers 117 and the internal insulating substrate 116, and between the internal insulating layers 117 and the external insulating layers 11.

20 That is, the printed wiring board 101 of this embodiment has a highly reliable structure which hardly undergoes interlayer delamination.

25 As described above, a printed wiring board 101 which hardly undergoes interlayer delamination and can maintain high reliability even if it has a multilayer structure can be obtained according to this embodiment.

The printed wiring board 101 illustrated in this embodiment is of the structure in which internal insulating layers 117 are laminated on both sides of the internal insulating substrate 116. However, like actions and effects can be obtained even when a printed wiring board having an internal insulating layer on one side only is prepared and a glass cloth-reinforced prepreg is used as the internal insulating layer.

Like actions and effects can also be obtained for printed wiring boards having higher multilayer structures other than those having 6 layers, e.g., 8-layer substrate, 10-layer substrate.

Fourth embodiment

The method of manufacturing the printed wiring board of the embodiment according to the third aspect of the invention will be described referring to Figures 12 to 24.

The printed wiring board 209 to be manufactured according to this embodiment has, as shown in Figure 13, a multilayer substrate 201 containing first to third insulating layers 211 to 213 and two conductive layers 231 and 233 formed thicknesswise with respect to the insulating layers; through holes 210, 220 and 230 formed to penetrate all of the first to third insulating layers 211 to 213; and a heat-radiating metal plate 202 provided on the upper side of the multilayer substrate 201 so as to cover the through holes.

The through holes 210, 220 and 230 and the heat-

radiating metal plate 202 define a mounting recess 214 for mounting an electronic component 298. The multilayer substrate 201 is provided with interconnecting through holes 217 and 218 communicating with the conductive layers 231 and 233, respectively.

Solder balls 251 and 252 are located on the multilayer substrate 201 on the side on which the mounting recess 214 opens. One solder ball 251 is connected to the lower opening of the interconnecting through hole 217. The solder ball 251 connects, via the interconnecting through hole 217, the conductive layer 231 provided in the multilayer substrate 201 with a mother board 295. The other solder ball 252 is connected to the conductive layer 233 provided on the lower side of the multilayer substrate 210 to connect the conductive layer 233 to the mother board 295.

The solder balls 251 and 252 are fused to the terminals 296 and 297 provided on the surface of the mother board 295.

Next, the outline of the method of manufacturing the printed wiring board of this embodiment will be described referring to Figure 12. First, in step S1, conductive layers 231 and 233 are formed on a number n of insulating layers 211 to 213 (Figures 16, 18 and 21). Subsequently, in steps S2 and S3, the insulating layers 211 to 213 are laminated and press-bonded to form a multilayer substrate 201 (Figure 23). Subsequently, in step S4, laser beam 208 is irradiated upon the multilayer substrate 201 at interconnecting through hole-forming portions to define interconnecting through holes 217 and 218 such that the bottoms of these through holes reach the conductive layers

231 and 233, respectively (Figure 24). In step S5, solders 251 and 252 are packed into the interconnecting through holes 217 (Figure 51).

5 Next, the method of manufacturing the above printed wiring board 209 will be described in detail referring to Figures 14 to 24.

10 First, a flexible film made of a glass-fiber reinforced epoxy material is prepared as an insulating layer. The flexible film is a flexible belt-like film having a thickness of 0.05 mm and a width of 2.5 to 15 cm. This flexible film is preliminary rolled into a plurality of web rolls.

15 Next, the flexible film is delivered as the insulating layer from one of the rolls. Then, as shown in Figure 14, an insulating adhesive 262 which is of a thermoplastic glass fiber-reinforced epoxy material is bonded to the lower side of the delivered insulating layer 211, and a through hole 210 is then formed by punching substantially at the center of the resulting insulating layer 211, as shown in Figure 20 15. Subsequently, a copper foil 230 having a thickness of 35 μ m is bonded to the lower side of the insulating layer 211 via the insulating adhesive 262, as shown in Figure 15.

25 Then, as shown in Figure 16, a conductive layer 231 is formed from the copper foil by means of irradiation and etching, and an Ni/Au plating film is formed to cover the surface of the conductive layer 231. Thus, a first insulating layer 211 serving as an upper layer of the multilayer substrate is obtained.

As shown in Figure 17, insulating adhesives 263 and 264 which are of the same material as that of the insulating adhesive 262 is adhered to the upper and lower sides of the flexible film serving as the insulating layer 212 delivered from another roll. Subsequently, as shown in Figure 18, a through hole 220 is formed by punching processing substantially at the center of the insulating layer 212. Thus, a second insulating layer 212 serving as an intermediate layer of the multilayer substrate is obtained.

As shown in Figure 19, an insulating adhesive 265 which is of the same material as that of the insulating adhesive 262 is adhered to the lower side of the flexible film serving as the insulating layer 213 delivered from another roll.

Subsequently, as shown in Figure 20, the lower side of the insulating layer 213 is covered with a copper foil 230.

Next, as shown in Figure 21, the copper foil 230 is subjected to patterning by means of irradiation and etching to form a conductive layer 233, and then an Ni/Au plating film is formed on the surface of the conductive layer 233.

As shown in Figure 22, the lower side of the insulating layer 213 is covered with a solder resist 266. Thus, a third insulating layer 213 serving as a lower layer of the multilayer substrate is obtained.

Subsequently, as shown in Figure 23, the first insulating layer 211, the second insulating layer 212 and the third insulating layer 213 are laminated and press-

bonded with heating by the insulating adhesives 262 to 264.
Thus, a multilayer substrate 201 having three layers is
obtained.

5 A copper heat-radiating metal plate 202 having a
thickness of 1.0 mm is press-bonded to the upper side of the
multilayer substrate 201 via an insulating adhesive 261, and
thus a mounting recess 214 is defined by the through holes
210, 220 and 230 and the heat-radiating metal plate 202
covering the upper side of the through holes.

10 Next, a laser beam 208 is irradiated upon the
multilayer substrate 201 at interconnecting through hole-
forming portions. As the laser beam, a CO₂ laser is
employed. Thus, interconnecting through holes 217 and 218
are formed in the multilayer substrate 201 so that the
15 bottoms of the through holes 217 and 218 reach the
conductive layers 231 and 233, respectively.

20 Subsequently, as shown in Figure 13, a solder 254 is
packed into the deep interconnecting through holes 217, and
then solder balls 251 and 252 are fuse-bonded to the lower
openings of the interconnecting through holes 217 and the
lower openings of the shallow interconnecting through holes
218.

Thus, a printed wiring board 209 is obtained.

25 Then, as shown in Figure 13, an electronic component
298 is mounted in the mounting recess 214 using a die-
bonding material 269 such as a silver paste and a solder.
Next, the electronic component 298 and the tips of the

conductive layers 231 and 233 are bonded using wires 281,
and then the space in the mounting recess 214 is covered
with a sealing resin 206.

5 Next, actions and effects of this embodiment will be
described.

10 In this embodiment, as shown in Figures 23 and 24,
interconnecting through holes 217 and 218 are formed by
irradiating the laser beam 208 after lamination of the first
to third insulating layers 211 to 213. Accordingly, the
interconnecting through holes 217 and 218 penetrating
through the insulating layers 212 and 213 can be formed by a
single hole-defining procedure. Further, there is no need
of forming through holes for forming the interconnecting
through holes for the respective insulating layers, so that
15 the interconnecting through holes can be formed easily.

20 Further, interconnecting through holes 217 and 218
having different depths can be formed by a single hole-
defining procedure.

25 There is no need of positioning the insulating layers
for securing continuity of the through holes as required in
the prior art. Further, even small interconnecting through
holes can be formed accurately.

30 Since the thickness of the conductive layers 231 and
233 are 35 μm , interconnecting through holes 217 and 218 can
be formed without forming holes in the conductive layers 31
and 33.

Fifth embodiment

The printed wiring board of the embodiment according to the fourth aspect of the invention will be described referring to Figures 25 to 32.

5 The printed wiring board 305 of the fourth embodiment has an interconnecting through hole 302 penetrating an insulating substrate 307. One opening of the interconnecting through hole 302 is covered by a covering pad 311, while the other opening remains open and has a conductor circuit 316 along the opening edge.

10 The covering pad 311 and the conductor circuit 316 are electrically connected via a metal plating film 323 covering the wall of the interconnecting through hole 302.

15 A solder ball 303 for external connection is bonded onto the surface of the covering pad 311. The solder ball 303 is aligned with the central axis A of the interconnecting through hole 302. The surface of the insulating substrate 307 is covered with a solder resist 306, and the interconnecting through hole 302 is packed with the solder resist 306.

20 Further, as shown in Figures 26 and 27, the upper side of the insulating substrate 307 is provided with an annular land 312 formed along the opening edge of the interconnecting through hole 302 and a mounting pad 355 for mounting an electronic component 350. A bonding pad 317 for bonding wires 351 to be connected to the electronic component 350 are provided around the mounting pad 305. The

electronic component 350 and the bonding wires 351 are protected by a sealing resin 359.

Meanwhile, as shown in Figures 26 and 28, a multiplicity of covering pads 311 for bonding solder balls 303 are provided on the lower side of the insulating substrate 307 in alignment with the interconnecting through holes 302 respectively. The solder balls 303 are fused to pads 381 of a mother board 308 or the like.

Next, the method of manufacturing the above printed wiring board will be described.

First, an insulating substrate 307 composed of an epoxy, polyimide or bismaleimidotriazine resin and a glass fiber or glass cloth reinforcing material is prepared. A copper foil is bonded onto the surface of the insulating substrate 307.

The insulating substrate 307 is then subjected to treatments such as light exposure and etching to effect patterning of the copper foil 321, as shown in Figures 29 and 26, and form a conductor circuit 316, a bonding pad 317 and a mounting pad 355. Simultaneously, covering pads 311 for covering interconnecting through hole-forming portions 320 and annular lands 312 surrounding the peripheral edges of the interconnecting through hole-forming portions 320 are formed on one side and on the other side of the insulating substrate 307, respectively.

Next, as shown in Figure 29, laser beam 341 is irradiated upon the insulating substrate 307 at the

interconnecting through hole-forming portions 320. A laser irradiator 342 is moved horizontally along the plane of the insulating substrate 307 to emit the laser beam 341 at the spots corresponding to the interconnecting through hole-forming portions 320. As the laser beam 341, it is preferred to use a CO₂ laser having great output power energy, an eximer laser which gives less thermal influence or the like.

Formation of the interconnecting through holes 302 by irradiation of the laser beam 341 is carried out by vaporizing and removing the insulating substrate 307 at the corresponding portion with the high energy of the laser beam 341 to bore gradually into the insulating substrate 307. Upon the reaching of the tip of the laser beam 341 to each covering pad 311 covering the bottom, the laser beam 341 is reflected by the copper foil serving as the covering pad 311, and irradiation of the laser beam 341 is then terminated. The interconnecting through holes 302 have a diameter of, for example, 0.1 mm.

Then, as shown in Figure 30, a thin chemical copper plating film 321 having a thickness of about 1 μ m is formed on portions where metal plating films are to be formed, i.e., on the patterned copper foil 321 and the walls of the interconnecting through holes 302, followed by cleaning of the thus treated insulating substrate 307.

Next, as shown in Figure 31, the surface of the insulating substrate 307 including the walls of the interconnecting through holes 302 is subjected to electrical copper plating treatment. The electrical copper plating

treatment is carried out by immersing the insulating substrate together with an anode into an electrical plating bath with the chemical copper plating film being connected to the cathode via an electric lead 319. The electrical plating bath contains copper sulfate and has a bath temperature of 60°C. In this state, an electric current having a density of 0.8 to 1.4 A/dm² is applied across the chemical plating film 323 for 20 minutes.

Thus, the copper melts out of the cathode surface to deposit on the surface of the chemical plating film serving as the anode, forming a copper metal plating film 322 on the walls of the interconnecting through holes 302 and also covering the surfaces of the covering pads 311, conductor circuits 316, lands 312, bonding pads 317 and mounting pad 305 (see Figure 27). Incidentally, the electric lead 319 is removed by means of etching, laser irradiation or the like, after the plating treatment.

Pinholes 313 can be formed at the centers of the covering pads 311, as shown in Figure 32, since the laser beam energy is high at the center and low around the peripheral portion. These pinholes 313 serve as distribution channels of the plating solution, as will be described later, to allow sufficient distribution of the plating solution in and out of the interconnecting through holes, enabling formation of the metal plating film 322 uniformly on the wall of each interconnecting through hole 302.

Next, as shown in Figure 26, the surface of the insulating substrate 307 is covered with a solder resist

306. By this treatment, the interconnecting through holes 302 are packed with the solder resist 306. Meanwhile, the surfaces of the solder ball bonding portions of the covering pads 311, bonding pads 317 and mounting pad 305 are exposed without being covered with the resist.

Then, solder balls 303 are supplied to the surfaces of the covering pads 311 with the side of the insulating substrate 307 on which the covering pads 311 are formed facing upward, followed by fusing of the solder balls 303 with heating to bond the solder balls 303 with the covering pads 311, respectively.

Subsequently, an electronic component 350 is mounted on the surface of the mounting pad 305 using a bonding agent such as a silver paste and is connected to the bonding pads 317 with bonding wires 351. The electronic component 350 and the bonding wires 351 are then sealed with a sealing resin 359.

As described above, the printed wiring board 305 shown in Figures 25 to 28 can be obtained.

Now, actions and effects of this embodiment will be described.

In the printed wiring board 305 of this embodiment, one opening of each interconnecting through hole 302 is covered with a covering pad 311 on which a solder ball 303 is bonded. Accordingly, the covering pad 311 for bonding the solder ball 303 can be substantially aligned with the interconnecting through hole 302.

Therefore, the area to be occupied by the interconnecting through hole coincides with the area to be occupied for bonding the solder ball, so that high-density packaging of the interconnecting through holes 302 and the solder balls 303 is achieved.

Further, the areas to be occupied by the interconnecting through holes 302 and solder balls 303 can be narrowed to afford extra spaces on the surface of the insulating substrate 307. Accordingly, conductor circuits and the like can be formed on such extra spaces, enabling high densification of surface packaging on the insulating substrate.

Meanwhile, as shown in Figure 29, since the interconnecting through holes 302 are formed by irradiation of the laser beam 341, fine interconnecting through holes 302 can be formed easily and accurately, realizing much higher density packaging.

Sixth embodiment

The sixth embodiment is an embodiment of the fourth aspect of the invention.

In the printed wiring board 305 of this embodiment, the solder balls 303 are offset from the respective interconnecting through holes 302, as shown in Figure 33.

As shown in Figure 34, one opening of each interconnecting through hole 302 is covered with an ellipsoidal covering pad 314. On the surface of this

covering pad 314 is bonded a solder ball 303 at a position offset from the central axis of the interconnecting through hole 302. The solder ball 303 is located to overlap with the opening of the interconnecting through hole 302.

5 The other constitutions are the same as those in the fifth embodiment.

10 In this embodiment, since the solder balls 303 are located at positions offset from the central axis of the interconnecting through holes 302 respectively, a larger area is required for bonding solder balls and for forming the interconnecting through holes compared with the fifth embodiment. However, since each solder ball 303 is bonded to a part of the covering pad 314 covering the opening of each interconnecting through hole 302 in this embodiment, 15 the solder ball bonding area and the interconnecting through hole-forming area need not be formed completely separately unlike in the prior art. Therefore, according to the present invention, not only high-density packaging of interconnecting through holes and solder balls but also 20 high-density wiring on the surface of the insulating substrate can be realized.

Seventh embodiment

The seventh embodiment is an embodiment of the fourth aspect of the invention.

25 In the printed wiring board 305 of the seventh embodiment, each solder ball 303 is bonded at a position spaced slightly away from the interconnecting through hole

303, as shown in Figure 35.

As shown in Figure 36, the solder ball 303 is bonded on the surface of an ellipsoidal covering pad 315 at a position adjacent to the interconnecting through hole 302.

5 The other constitutions are the same as those in the sixth embodiment.

10 In this embodiment, since each solder ball 303 is bonded at a position adjacent to the interconnecting through hole 302, a large area is required for bonding solder balls and for forming the interconnecting through holes compared with the prior art. However, since each solder ball 303 is bonded to a part of the covering pad 315 covering the opening of the interconnecting through hole 302 in this embodiment, not only high-density packaging but also high-density wiring on the surface of the insulating substrate can be realized like in the sixth embodiment.

15 Eighth embodiment

 The eighth embodiment is an embodiment of the fourth aspect of the invention.

20 The printed wiring board 305 of this embodiment is a multilayer substrate 370 formed by laminating a plurality of insulating substrates 307, as shown in Figure 37.

 The printed wiring board 305 has interconnecting through holes 302 for electrically connecting the layers of the multilayer substrate 370. The openings of the

25

interconnecting through holes 302 on the lower side of the substrate 370 are covered with covering pads 311, 314 and 315 located at different positions with respect to the through holes 302 respectively. The openings of the interconnecting through holes 302 on the upper side remain open, and a conductor circuit 316 is formed along the opening edge of each through hole 302. Incidentally, some of the interconnecting through holes 302 penetrate the multilayer substrate 370, and some do not.

The covering pads 311, 314 and 315 are electrically connected to the conductor circuits 316 by the metal plating films 322 covering the walls of the interconnecting through holes 302. A solder ball 303 to be connected to a pad 381 of a mother board 308 and or like is bonded to the surface of each covering pad 311.

A solder ball 303 is bonded onto the surface of each covering pad 311 to be aligned with the central axis A of the interconnecting through hole 302 (see Figure 25). A solder ball 303 is bonded to the surface of another covering pad 314 at a position offset from the central axis of the interconnecting through hole 302 and overlapping with the interconnecting through hole 302 (see Figure 34). A solder ball 303 is bonded onto the surface of another covering pad 315 at a position offset from the central axis of the interconnecting through hole 302 and not overlapping with the interconnecting through hole 302, i.e. at a position adjacent to the interconnecting through hole (see Figure 36).

The printed wiring board 305 is provided with a

mounting recess 358 opening stepwise substantially at the center. An electronic component 350 is mounted at the bottom of the mounting recess 358. The electronic component 350 is electrically connected to bonding pads 317 exposed to the step-like mounting recess 358 by bonding wires 351. The inner space of the mounting recess 358 is sealed by a sealing resin 359.

A conductor circuit 316 is formed on the surface of each insulating substrate 307. Each insulating substrate 307 is covered on the surface with a solder resist 306. The interconnecting through holes 324 and 325 are packed with the solder resist 306. The insulating substrates 307 are bonded to one another with bonding materials 379 such as prepregs.

The other constitutions are the same as those in the fifth embodiment.

In this embodiment, the multilayer substrate 370 formed by laminating a plurality of insulating substrates 307 contains interconnecting through holes 302, some of which penetrate all of the insulating substrates 307 and some of which do not, for electrically connecting the layers, thus enabling formation of conductor circuits 316 with high density in the form of multilayer. Further, it is possible to form larger numbers of interconnecting through holes and covering pads and to bond a larger number of solder balls 303.

Ninth embodiment

The ninth embodiment is an embodiment of the fifth aspect of the invention.

The printed wiring board 305 of this embodiment is provided with an annular pad 313 along the peripheral edge of one opening of each interconnecting through hole 302, and a solder ball 303 is bonded onto the surface of the pad 313, as shown in Figure 38.

That is, one opening of each interconnecting through hole 302 remains open and has an annular pad 313 applied along the peripheral edge. Meanwhile, the other opening of the interconnecting through hole 302 is covered with a covering pad 314. The covering pad 314 is connected to a conductor circuit 316.

The solder ball 303 is aligned with the central axis A of the interconnecting through hole 302. The interconnecting through hole 302 is filled with a solder 330 at a lower part of the solder ball 303. The solder 330 is formed by a part of the solder ball 303 melted to flow into the interconnecting through hole 302, when it is fused onto the annular pad 313.

The interconnecting through hole 302 is preferably filled completely with the solder 330. Thus, electrical continuity can be secured between the upper side and lower side of the interconnecting through hole 302. In order to fill the solder 330 throughout the interconnecting through hole 302, it is convenient to apply a flux onto the metal plating film 321 formed on the wall of the interconnecting through hole 302 or apply a solder paste on the wall of the

interconnecting through hole 302 before the solder ball 303 is fused with heating. The surface of the insulating substrate 307 is covered with a solder resist 306. The other constitutions are the same as those in the fifth embodiment.

In this embodiment, since an annular pad 313 is provided along the peripheral edge of one opening of each interconnecting through hole 302, and a solder ball 303 is bonded onto the surface of the annular pad 313, the solder ball 303 can be substantially aligned with the interconnecting through hole 302. Accordingly, the area necessary for the interconnecting through holes 302 and the area necessary for bonding solder balls 303 coincide with each other, achieving formation of interconnecting through holes and solder balls with high density.

Further, since the area to be occupied by the interconnecting through holes 302 and the solder balls 303 is reduced to afford extra spaces on the surface of the insulating substrate 307, conductor circuits, etc. can be formed on such extra spaces, enabling high densification of surface packaging on the printed wiring board.

Furthermore, the solder 330, which is embedded in the interconnecting through hole 302 as a part of the solder ball 303, provides high reliability in the electrical continuity between the interconnecting through hole 302 and the solder ball 303.

The same other effects as in the fifth embodiment can be obtained.

Tenth embodiment

Tenth embodiment is an embodiment of the fifth aspect of the invention.

In the printed wiring board 305 of this embodiment, a solder ball 303 is bonded at a position adjacent to each interconnecting through hole 302, as shown in Figure 39.

An oblong annular pad 310 is provided along the peripheral edge of one opening of each interconnecting through hole 302, as shown in Figure 40. A solder ball 303 is bonded onto the surface of this annular pad 310 at a position offset from the central axis of the interconnecting through hole 302.

The other constitutions are the same as those in the fifth embodiment.

Since the solder ball 303 is located at a position offset from the central axis of each interconnecting through hole 302 in this embodiment, a larger area is necessary for bonding solder balls and for forming interconnecting through holes 302 than in the ninth embodiment.

However, since each solder ball 303 is bonded to a part of the annular pad 310 provided along the peripheral edge of the opening of each interconnecting through hole 302, in this embodiment, there is no need of forming the solder ball bonding areas and interconnecting through hole forming areas independently unlike the prior art. Therefore, according to the present invention, not only high-density packaging of

interconnecting through holes and solder balls but also high-density wiring on the surface of the printed wiring board can be realized compared with the prior art.

5 The tenth embodiment exhibits the same other effects as in the ninth embodiment.

Eleventh embodiment

The eleventh embodiment is an embodiment of the fifth aspect of the invention.

10 The printed wiring board 305 of this embodiment is a multilayer substrate 370 comprising laminating a plurality of insulating substrates 307, as shown in Figure 41.

15 The printed wiring board 305 has interconnecting through holes 302, some of which penetrate all of the insulating substrates 307 and some of which do not, for electrically connecting the layers of the multilayer substrate 370. The openings of the interconnecting through holes 302 on one side of the wiring board 305 remain open and are provided with annular pads 313 and 310 having different shapes, respectively. The openings of the
20 interconnecting through holes 302 on the other side of the wiring board 305 are covered with covering pads 314. The covering pads 314 are connected to conductor circuits 316 respectively.

25 The annular pads 313 and 310 are electrically connected to the covering pads 314 through the metal plating films 322 covering the walls of the interconnecting through holes 325.

Solder balls 303 to be connected to pads 381 of a mother board 308 and the like are bonded onto the surfaces of the annular pads 313 and 310, respectively.

5 A solder ball 303 is bonded onto the surface of each annular pad 313 in alignment with the central axis A of each interconnecting through hole 302 (see Figure 38). Meanwhile, solder balls 303 are bonded onto the surfaces of other annular pads 310 at positions offset from the central axes of the interconnecting through holes 302 and not
10 overlapping with the through holes 302, respectively, i.e., at positions adjacent to the interconnecting through holes 302 (see Figures 39 and 40).

15 A heat-radiating plate 304 is bonded with a bonding material 390 such as a prepreg onto the other side of the multilayer substrate 370 across from the side on which the solder balls 303 are bonded. The heat-radiating plate 304 covers a mounting hole 357 defined stepwise in the multilayer substrate 370 and has on its surface an electronic component 350 adhered using a bonding agent 379
20 such as a solder paste.

The other constitutions are the same as those in the eighth embodiment.

25 In this embodiment, the multilayer substrate formed by laminating a plurality of insulating substrates 307 contains interconnecting through holes 302 for electrically connecting the layers. Accordingly, high-density packaging of conductor circuits 316, interconnecting through holes 302 and solder balls 303 can be realized like in the ninth

embodiment.

INDUSTRIAL APPLICABILITY

The present invention provides a printed wiring board and a method for manufacturing the same which improves electrical properties of multilayer printed wiring boards. Particularly, the present invention is capable of:

- (1) building up an odd number of conductive layers efficiently with no warping;
- (2) controlling interlayer delamination;
- (3) forming interconnecting through holes at accurate positions; and
- (4) transferring a large amount of electrical information in and out of the printed wiring board through the solder balls for external connection and achieving high densification of surface packaging.

CLAIMS

1. A printed wiring board comprising an odd number n of conductive layers which are built up via insulating layers respectively and are electrically connected to one another via interconnecting through holes;

wherein the first conductive layer is a component-connecting layer on which an electronic component is to be mounted and leads electric currents in and out of the electronic component; the n -th conductive layer is an external connecting layer for connecting external connecting terminals which lead electric currents in and out of the printed wiring board; the second to $(n-1)$ -th conductive layers are current transmitting layers for transmitting internal currents of the printed wiring board; and the surface of the n -th conductive layer is covered with the n -th and outermost insulating layer with external connecting terminals being exposed.

2. The printed wiring board according to Claim 1, wherein the external connecting terminals are solder balls.

3. A method of manufacturing a printed wiring board having an odd number n of conductive layers which are built up via insulating layers respectively and are electrically connected to one another via interconnecting through holes, the method comprising the steps of:

interposing insulating layers between the second to n -th conductive layers respectively and also forming interconnecting through holes for electrically connecting the conductive layers to one another;

laminating a prepreg and a copper foil on a surface of

the second conductive layer, while laminating and press-bonding a prepreg on a surface of the n-th conductive layer to form a multilayer substrate having an odd number n of insulating layers and also locating the second to n-th conductive layers as internal layers of the multilayer substrate;

etching the copper foil to form a first conductive layer;

forming interconnecting through holes in the first insulating layer and forming connecting holes in the n-th insulating layer respectively;

forming a metal plating film for electrically connecting the first conductive layer with the second conductive layer on the walls of the interconnecting through holes of the first insulating layer; and

connecting external connecting terminals to the surface of the n-th conductive layer exposed through the interconnecting through holes of the n-th insulating layer.

4. A printed wiring board comprising an internal insulating substrate having a conductor circuit formed on a surface thereof, at least one internal insulating layer laminated on a surface of the internal insulating substrate, and an external insulating layer laminated on a surface of the internal insulating layer, the internal insulating layer and the external insulating layer having an internal conductor circuit and an external conductor circuit respectively;

wherein the internal insulating layer is of a glass cloth-reinforced prepreg; and the external insulating layer is of a resin.

5. The printed wiring board according to Claim 4, having two or more internal insulating layers.

6. The printed wiring board according to Claim 4 or 5, wherein the internal insulating layers have a coefficient of water absorption of 0.1 to 0.3 %.

7. A method of manufacturing a printed wiring board having a plurality of conductive layers which are built up via insulating layers respectively and are electrically connected to one another via interconnecting through holes; the method comprising the steps of:

forming conductive layers on a plurality of insulating layers respectively;

laminating and press-bonding the resulting insulating layers to form a multilayer substrate;

irradiating a laser beam on the multilayer substrate at interconnecting through hole-forming portions to define interconnecting through holes such that bottoms of the through holes reach the conductive layers; and

fusing solder balls against the interconnecting through holes and filling them with the solder.

8. The method of manufacturing a printed wiring board according to Claim 7, wherein the walls of the interconnecting through holes are covered with metal plating films.

9. The method of manufacturing a printed wiring board according to Claim 7 or 8, wherein the conductive layers have a thickness of 10 to 70 μm .

10. The method of manufacturing a printed wiring board according to any of Claims 7 to 9, wherein the insulating layers are flexible films made of a glass fiber-reinforced resin.

5 11. A printed wiring board comprising an interconnecting through hole penetrating an insulating substrate, a covering pad covering one opening of the interconnecting through hole, and a conductor circuit provided along a peripheral edge of the other opening which
10 remains open;

wherein the covering pad and the conductor circuit are electrically connected to each other via a metal plating film covering a wall of the interconnecting through hole; and a solder ball for external connection is bonded onto the
15 surface of the covering pad.

12. The printed wiring board according to Claim 11, wherein the solder ball is located in alignment with the central axis of the interconnecting through hole.

13. The printed wiring board according to Claim 11, wherein the solder ball is located at a position offset from
20 the interconnecting through hole.

14. The printed wiring board according to any of Claims 11 to 13, wherein the surface of the insulating substrate is covered with a solder resist and the
25 interconnecting through hole is filled with the solder resist.

15. A printed wiring board comprising an

interconnecting through hole penetrating an insulating substrate, an annular pad disposed along a peripheral edge of one opening of the interconnecting through hole so as not to cover the opening, a covering pad covering the other opening of the interconnecting through hole and a conductor circuit connected to the covering pad;

wherein the annular pad and the covering pad are electrically connected to each other by a metal plating film covering a wall of the interconnecting through hole; and a solder ball for external connection is bonded onto the surface of the annular pad.

16. The printed wiring board according to Claim 15, wherein the solder ball is located in alignment with the central axis of the interconnecting through hole, and the interconnecting through hole is filled with a solder as the lower part of the solder ball.


17. The printed wiring board according to Claim 15, wherein the solder ball is located at a position offset from the interconnecting through hole.

18. The printed wiring board according to any of Claims 15 to 17, wherein the surface of the insulating substrate is covered with a solder resist.

ABSTRACT

In a printed wiring board, an odd number (n) of
conductive layers (11-13) and insulating layers (21-23) are
alternately laminated upon another. The first conductive
layer (11) is constituted as a parts connecting layer and
the n-th conductive layer (13) is constituted as an external
connecting layer which is connected to external connecting
terminals (7). The second to (n-1)-th conductive layers
(12) are constituted as current transmitting layers for
transmitting internal currents. The surface of the n-th
conductive layer (13) is coated with the outermost n-th
insulating layer (23) in a state where the external
connecting terminals (7) are exposed on the surface. It is
preferable to constitute the initial insulating layers of a
glass-cloth reinforced prepreg and the external insulating
layers of a resin.

1/29

Fig.1

2/29






Fig.2**Fig.3****Fig.4**

Fig. 5**Fig. 6**

4/29

Fig.7





Fig.8



5/29

Fig.9





Fig.10



6/29







Fig. 11

Fig.12





9/29

Fig.14**Fig.15****Fig.16**

10/29



Fig.17**Fig.18**

Fig.19




Fig.20





Fig.21







Fig. 24

14/29









Fig. 25**Fig. 26**

Fig. 27**Fig. 28**



16/29

Fig. 29**Fig. 30**



17/29

Fig. 31**Fig. 32**

18/29

Fig. 33**Fig. 34**

19/29

Fig. 35**Fig. 36**

22/29


Fig. 40

Fig. 41








Fig. 42**Fig. 43**

Fig. 44**Fig. 45**

Docket No.
P23128 USA

Declaration and Power of Attorney For Patent Application

English Language Declaration

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name,

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

PRINTED WIRING BOARD AND METHOD FOR MANUFACTURING THE SAME

the specification of which

(check one)

☐ is attached hereto.

☒ was filed on March 9, 1998 as United States Application No. or PCT International Application Number PCT/JP98/00960 and was amended on January 18, 1999 according to PCT Article 34.

(if applicable)

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose to the United States Patent and Trademark Office all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, Section 119(a)-(d) or Section 365(b) of any foreign application(s) for patent or inventor's certificate, or Section 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate or PCT International application having a filing date before that of the application on which priority is claimed.

| Prior Foreign Application(s) | | Priority | Not Claimed |
|------------------------------|-----------|------------------------|--------------------------|
| Pat. Appln. No. 9-082040 | Japan | 13 / 03 / 1997 | <input type="checkbox"/> |
| (Number) | (Country) | (Day/Month/Year Filed) | |
| Pat. Appln. No. 9-082213 | Japan | 15 / 03 / 1997 | <input type="checkbox"/> |
| (Number) | (Country) | (Day/Month/Year Filed) | |
| Pat. Appln. No. 9-171016 | Japan | 11 / 06 / 1997 | <input type="checkbox"/> |
| (Number) | (Country) | (Day/Month/Year Filed) | |

SEE ATTACHED SUPPLEMENTAL SHEET

I hereby claim the benefit under 35 U.S.C. Section 119(e) of any United States provisional application(s) listed below:

(Application Serial No.)

(Filing Date)

(Application Serial No.)

(Filing Date)

(Application Serial No.)

(Filing Date)

I hereby claim the benefit under 35 U. S. C. Section 120 of any United States application(s), or Section 365(c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of 35 U.S.C. Section 112, I acknowledge the duty to disclose to the United States Patent and Trademark Office all information known to me to be material to patentability as defined in Title 37, C. F. R., Section 1.56 which became available between the filing date of the prior application and the national or PCT International filing date of this application:

(Application Serial No.)

(Filing Date)

(Status)
(patented, pending, abandoned)

(Application Serial No.)

(Filing Date)

(Status)
(patented, pending, abandoned)

(Application Serial No.)

(Filing Date)

(Status)
(patented, pending, abandoned)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith. (list name and registration number)

Alexis Barron, Registration No. 22,702

Gregory S. Bernabeo, Registration No. P44,032

Peter J. Butch III, Registration No. 32,203

John A. Chionchio, Registration No. 40,954

Stephen J. Driscoll, Registration No. 37,564

Komlika K. Gill, Registration No. P43,634

Gary A. Hecht, Registration No. 36,826

Patrick J. Kelly, Registration No. 34,638

Lisa B. Lane, Registration No. 38,217

Charles H. Lindrooth, Registration No. 20,659

Theodore Naccarella, Registration No. 33,023

Ronald G. Ort, Registration No. 26,969

Joseph F. Posillico, Registration No. 32,290

Mark D. Simpson, Registration No. 32,942

Joshua R. Slavitt, Registration No. 40,816

John T. Synnestvedt, Registration No. 18,117

Send Correspondence to: Joseph F. Posillico
Synnestvedt & Lechner LLP
2600 Aramark Tower, 1101 Market Street
Philadelphia, PA 19107-2950

Direct Telephone Calls to: (name and telephone number)
Joseph Posillico (215) 923-4466

| | | |
|-------------------------------------|---|------------------------|
| Full name of sole or first inventor | <u>100</u> Masaru TAKADA | |
| Sole or first inventor's signature | <u>Masaru Takada</u> | Date April 23, 1999 |
| Residence | <u>Ogaki-shi, Japan</u> | |
| Citizenship | <u>SPX</u> | |
| Post Office Address | Japan | |
| | c/o IBIDEN CO., LTD. | |
| | 200, Gama-cho 3-chome, Ogaki-shi, Gifu-ken 503-8559 Japan | |

| | | |
|--------------------------------------|---|------------------------|
| Full name of second inventor, if any | <u>200</u> Hisashi MINOURA | |
| Second inventor's signature | <u>Hisashi Mineura</u> | Date April 23, 1999 |
| Residence | <u>Ogaki-shi, Japan</u> | |
| Citizenship | <u>SPX</u> | |
| Post Office Address | Japan | |
| | c/o IBIDEN CO., LTD. | |
| | 200, Gama-cho 3-chome, Ogaki-shi, Gifu-ken 503-8559 Japan | |

| | | |
|-------------------------------------|---|------------------------|
| Full name of third inventor, if any | <u>Kiyotaka TSUKADA</u> | |
| Third inventor's signature | <u>Kiyotaka Tsukada</u> | Date April 23, 1999 |
| Residence | <u>Ogaki-shi, Japan</u> <u>SPX</u> | |
| Citizenship | Japan | |
| Post Office Address | c/o IBIDEN CO., LTD. | |
| | 200, Gama-cho 3-chome, Ogaki-shi, Gifu-ken 503-8559 Japan | |

| | | |
|--------------------------------------|---|------------------------|
| Full name of fourth inventor, if any | <u>Hiroiyuki KOBAYASHI</u> | |
| Fourth inventor's signature | <u>Hiroiyuki Kobayashi</u> | Date April 23, 1999 |
| Residence | <u>Ogaki-shi, Japan</u> <u>SPX</u> | |
| Citizenship | Japan | |
| Post Office Address | c/o IBIDEN CO., LTD. | |
| | 200, Gama-cho 3-chome, Ogaki-shi, Gifu-ken 503-8559 Japan | |

| | | |
|-------------------------------------|---|------------------------|
| Full name of fifth inventor, if any | <u>Mitsuhiro KONDO</u> | |
| Fifth inventor's signature | <u>Mitsuhiro Kondo</u> | Date April 23, 1999 |
| Residence | <u>Ogaki-shi, Japan</u> <u>SPX</u> | |
| Citizenship | Japan | |
| Post Office Address | c/o IBIDEN CO., LTD. | |
| | 200, Gama-cho 3-chome, Ogaki-shi, Gifu-ken 503-8559 Japan | |

| | |
|-------------------------------------|------|
| Full name of sixth inventor, if any | |
| Sixth inventor's signature | Date |
| Residence | |
| Citizenship | |
| Post Office Address | |
| | |

SUPPLEMENTAL SHEET

ADDITIONAL PRIOR FOREIGN APPLICATION(S)

| Number | Country | Day/Month/Year | Priority Benefits Claimed? |
|------------------------------|---------|----------------|----------------------------|
| Pat. Appln. No. 9-177687 | Japan | 17 / 06 / 1997 | Yes |
| Pat. Appln. No. 10-041399 | Japan | 05 / 02 / 1998 | Yes |